GlobalFoundries

June 5, 2013

FinFET processes demand delicate tradeoffs for mobile SoCs – GlobalFoundries process architect

The increasing use of graphics in mobile SoCs means that finFET processes need to be optimised for density and power - as well as early availability at low risk.
Article  |  Topics: Blog - EDA, IP  |  Tags: , ,   |  Organizations:
June 4, 2013

Timing signoff: maybe it’s time to get rid of the clock

The effort needed in timing signoff could lead to a shift in design towards asynchronous techniques unless advanced OCV technologies improve.
May 22, 2013

DAC 2013 Preview IX: Manufacturability

A look at what you can learn about design for manufacturability and yield at this year's Design Automation Conference
Article  |  Topics: Blog - EDA  |  Tags: , ,   |  Organizations: , , , , , , ,
May 5, 2013

Synopsys users gather for European SNUG meetings

Synopsys users will be gathering at a series of SNUG meetings across Europe over the next month to share insights and experience of using Synopsys tools
Article  |  Topics: Conferences, Blog - EDA  |  Tags:   |  Organizations: , , , ,
April 29, 2013

GlobalFoundries to take Infineon flash to 40nm for MCUs

Globalfoundries will port Infineon Technologies’ flash technology to 40nm to support the manufacture of automotive and security microcontrollers (MCUs).
Article  |  Topics: Blog Topics  |  Tags: , , , ,   |  Organizations: ,
February 6, 2013

GlobalFoundries inks IP deals

GlobalFoundries has signed deals to let the foundry offer power-saving clocks, a massively parallel floating-point processor and interface IP from Rambus. They are "uncommon solutions" to come from a foundry, the company claims.
February 5, 2013

GlobalFoundries and Samsung talk finFET progress at CPTF

GlobalFoundries and Samsung described how they are readying finFETs for production at CPTF 2013 and how the 28nm processes will have a long shelf life.
Article  |  Topics: Blog - EDA  |  Tags: , , ,   |  Organizations: , ,
December 11, 2012

FD-SOI vs finFETs mulled during IEDM

Can planar devices on fully depleted SOI resist the relentless rise of finFETs as the next device architecture of choice for the semiconductor industry? An evening panel at IEDM explored the trade-offs
December 10, 2012

Germanium finFETs, TFETs and MEMS modelled at IEDM

The modelling track at IEDM 2012 showed how germanium could be used in 14nm finFETs. Other work focused on tunnel FETs and analyzing MEMS using Spice.
Article  |  Topics: Blog - EDA  |  Tags: , , , , ,   |  Organizations: , , ,
October 18, 2012

ST aims to seed more interest in FD-SOI

STMicroelectronics offers 28nm process to smaller scale users through CMP and Soitec
Article  |  Topics: Blog Topics, Blog - EDA  |  Tags: , ,   |  Organizations: ,

PLATINUM SPONSORS

Synopsys Cadence Design Systems Siemens EDA
View All Sponsors