IP

July 7, 2023

UK consortium tapes out cryo-SRAM

A UK cryogenic-CMOS research project has taped out its first demonstrator chip for core memory IP expected to be able to operate at close to absolute zero.
Article  |  Tags: , , ,   |  Organizations:
June 22, 2023

IEDM looks for leading devices for upcoming conference

The 69th annual IEEE IEDM has issued a call for papers seeking the world’s best original work in all areas of microelectronics research and development.
Article  |  Tags: , ,   |  Organizations:
June 1, 2023

Semidynamics adds flexible vectors to RISC-V cores

Semidynamics has released a customizable vector unit with out-of-order execution support to accompany its 64bit RISC-V processor cores.
June 1, 2023

X-Fab introduces BCD-on-SOI at 110nm

X-Fab Silicon Foundries claims to be the first with a foundry offering for 110nm BCD-on-SOI technology, aimed primarily at automotive designers.
Article  |  Tags: , , , ,   |  Organizations:
May 11, 2023

UK projects builds models for quantum computer controls

Partners in the UK’s CryoCMOS Consortium have developed models that are expected to help deliver CMOS chips that will work inside cryostats.
April 17, 2023

Semidynamics pushes configurability on RISC-V core for HPC

Processor IP company will incorporate custom instructions and other changes in its superscalar core, which includes a novel memory unit for sparse matrices.
Article  |  Tags: , , ,   |  Organizations: ,
April 17, 2023

DVCon Europe adds research track

DVCon Europe is expanding coverage into research on design verification for its 10th conference later this year.
Article  |  Tags: , , , ,   |  Organizations:
April 13, 2023

Arm signs sub-2nm deal with Intel foundry operation

Intel Foundry Services has signed a deal with Arm that will see the two companies work on a program of system and design-technology co-optimization.
Article  |  Tags: , , , , , ,   |  Organizations: ,
February 28, 2023

Imperas and Synopsys team on RISC-V debug

Imperas is integrating its ImperasDV verification IP with the VCS simulator and Verdi debug tools.
Article  |  Tags: , ,   |  Organizations: ,
January 18, 2023

Accellera forms CDC working group and takes security standard to IEEE

Accellera has formed a clock-domain crossing working group and has also passed its security-annotation standard to the IEEE.
Article  |  Tags: , , ,   |  Organizations: ,

PLATINUM SPONSORS

Synopsys Cadence Design Systems Siemens EDA
View All Sponsors