February 1, 2018
Metrics Technologies has launched as a supplier of cloud-based verification tools offering per-minute pricing.
June 15, 2017
Sigasi has added support for SystemVerilog to its Sigasi Studio tool, which uses a built-in parser to perform more reliable syntax highlighting and error checking
June 9, 2017
Parser specialist will highlight work with a low power startup and new features for platforms supporting UPF.
May 2, 2017
DVCon China saw Mentor's chairman and CEO give a typically thorough keynote on the evolving challenges for verification.
March 1, 2016
About 1,600 new UVM System Verilog verification IP memory models will cut testbench development time and offer more time to increase coverage.
September 2, 2015
Early registration has opened for the DVCon Europe conference to be held in Munich, Germany in November.
April 22, 2015
The Design Automation Conference in San Francisco this year will again feature a day of half-day training courses provided by Doulos on Thursday, June 11 .
February 25, 2015
Ascent Lint adds checks for DO-254, tighter integration with HDL Coder, more SystemVerilog support and new VHDL and Verilog rules in March update.
November 18, 2014
Canadian startup Invionics has launched a development environment and packager intended to make it easier for users within chipmakers and design houses to build customized tools.
July 22, 2014
More than 20 new features and improvements are added to the static functional tool.