aviation


February 25, 2015

Real Intent updates linter for aviation, Mathworks and SystemVerilog

Ascent Lint adds checks for DO-254, tighter integration with HDL Coder, more SystemVerilog support and new VHDL and Verilog rules in March update.
May 13, 2014

Mentor targets 10X cut in reliability test for power electronics

New MicReD power tester identifies failure causes without the need for post-test lab analysis

PLATINUM SPONSORS

Synopsys Cadence Design Systems Mentor - A Siemens Business
View All Sponsors