FPGA prototyping

December 5, 2023

Zero ASIC open sources system simulation/emulation platform

Start-up launches platform on path to the specification, emulation and simulation of large chiplet-based designs.
August 31, 2022

Intel and partners join for RISC-V development push

Intel's Pathfinder for RISC-V is intended to boost the use of the architecture among a wider range of SoC design teams.
October 28, 2021

Emulation’s scheduling challenge

Emulation capacity and its scalability is a major issue for large SoC designs, said panelists at DVCon Europe.
Article  |  Topics: Blog - EDA, IP  |  Tags: , , ,   |  Organizations: , , ,
April 19, 2021

Hardware verification puts software first

Siemens's expansion of the Veloce hardware-assisted verification platform delivers on one of its current mission statements.
Article  |  Topics: Blog Topics  |  Tags: , , , ,   |  Organizations:
April 6, 2021

Cadence updates emulation and prototyping lineup

Cadence Design Systems has designed a new custom processor for the Z2 emulator and employed Xiliinx UltraScale+ for the prototyping platform.
Article  |  Topics: Blog - EDA  |  Tags: ,   |  Organizations:
March 26, 2021

Siemens brings emulation and prototyping together in hardware-assisted verification

Siemens Digital Industries Software has launched the latest generation of its Veloce hardware-assisted verification systems with a product line that encompasses silicon virtual platform, hardware emulation, and prototyping support.
April 2, 2019

DVCon China 2019 preview: SmartDV

RISC-V VIP offerings headline the verification specialist’s presence in Shanghai later this month.
Article  |  Topics: Blog - EDA, - Standards, Verification  |  Tags: , , , ,   |  Organizations: ,
February 27, 2017

Cadence tunes up simulators and FPGA prototyping

Cadence has reworked two parts of its verification suite to streamline the use of multicore computers for simulation and FPGA-based prototyping systems.
June 3, 2015

Cortus adds Arduino interface to SoC development board

Arduino Due shield interface makes adding peripherals to a Cortus-based SoC prototype easier.
Article  |  Topics: Blog Topics  |  Tags: , , , ,
September 29, 2014

Verification platform offers unified compile, debug environments

Synopsys is integrating its verification tools to make it easier to move between verification approaches for software centric SoCs
Article  |  Topics: Blog Topics, Verification  |  Tags: , , , , , , ,   |  Organizations:

PLATINUM SPONSORS

Synopsys Cadence Design Systems Siemens EDA
View All Sponsors