Zero ASIC

December 5, 2023

Zero ASIC open sources system simulation/emulation platform

Start-up launches platform on path to the specification, emulation and simulation of large chiplet-based designs.

Article | Topics: Blog - EDA, - Verification | Tags: C, chiplet, emulation, FPGA prototyping, hardware/software co-design, prototyping, Python, RTL, simulation | Organizations: Zero ASIC

PLATINUM SPONSORS

Synopsys

Cadence Design Systems

Siemens EDA

View All Sponsors