FPGA prototyping

May 16, 2012

Cadence joins the dots for verification

The EDA giant has accelerated and integrated its tool suites and broadened its verification IP catalog in its new look System Development Suite.
Article  |  Topics: Blog Topics  |  Tags: , ,   |  Organizations:

PLATINUM SPONSORS

Synopsys Cadence Design Systems Siemens EDA
View All Sponsors