EDA

June 13, 2019

The road to ES Design West: AI

AI, its system design implications and its impact on EDA tools themselves will be a key theme for ES Design West next month.
June 6, 2019

Calibre scales to 4000 nodes for faster sign off in the cloud

AMD used Calibre with optimisations implemented for cloud support to slash runtimes on high-end server processor designs.
Article  |  Tags: , , ,   |  Organizations: , , ,
June 4, 2019

Two-year surge is no blip – Wally Rhines

Wally Rhines, CEO Emeritus of Mentor, a Siemens business, delivered a bullish prognosis for the semiconductor and EDA sectors in a talk at the beginning of the Design Automation Conference in Las Vegas this week.
June 4, 2019

The unknown unknowns of secure devices

Developing a security assurance standard for IP faces numerous problems but Accellera working-group members are trying to find an answer.
June 4, 2019

DAC to colocate with Semicon West next year

SEMI and the Design Automation Conference (DAC) have agreed to schedule the the US event for EDA alongside Semicon West in 2020 and 2021.
Article  |  Tags: , ,   |  Organizations: , , ,
June 3, 2019

Analyst: China’s foreign EDA thirst to grow despite trade tensions

Analyst Rich Valera points to China as a major source of EDA tool growth despite short-term tensions with the US government.
May 28, 2019

Cadence expands Protium for rack-based prototyping

Cadence has developed a version of its Protium prototyping engine that supports larger designs and which is intended to go into data-center racks.
May 28, 2019

DAC 2019 preview: OneSpin Solutions

OneSpin is bringing recent product launches to DAC and will have technical experts presenting within the conference's Designer Track.
Article  |  Tags: , , , ,   |  Organizations: ,
May 28, 2019

ESDesign West gets HoT

Heart of Technology (HoT) founder and Jim Hogan talks about the event at the upcoming ESDesign West show in San Francisco.
Article  |  Tags: , , ,   |  Organizations:
May 27, 2019

Automotive complexity drives DFT to the RTL

Design-for-test can no longer be left until the gate level for increasingly sensitive designs aimed at newer processes.
Article  |  Tags: , , , ,   |  Organizations:

PLATINUM SPONSORS

Synopsys Cadence Design Systems Siemens EDA
View All Sponsors