Tech Design Forum
Briefing
massive parallelism
massive parallelism
June 6, 2019
Calibre scales to 4000 nodes for faster sign off in the cloud
AMD used Calibre with optimisations implemented for cloud support to slash runtimes on high-end server processor designs.
Article | Topics:
Blog - EDA
| Tags:
cloud eda
,
DAC 2019
,
massive parallelism
,
physical verification
| Organizations:
AMD
,
Microsoft
,
Siemens EDA
,
TSMC
May 20, 2013
Cadence tackles timing signoff with Tempus
Cadence Design Systems has launched a timing-signoff tool that uses parallel processing and place-and-route algorithms to try to speed up time to tapeout.
Article | Topics:
Blog - EDA
| Tags:
DAC 2013
,
massive parallelism
,
path-based analysis
,
timing signoff
,
timing views
| Organizations:
Cadence Design Systems
Briefing Topics
EDA
DFT
Electrical Design
Embedded
IP
PCB
Expert Insights
PLATINUM SPONSORS
View All Sponsors
twitter
facebook
RSS
Tech Design Forum
Log In
Register
Sponsors
Briefing
EDA
EDA TOPICS
DFM
DFT
ESL
IC Implementation
Verification
MORE EDA
Expert Insights
Guides
EDA Home Page
IP
IP TOPICS
Assembly & Integration
Design Management
Selection
MORE IP
Expert Insights
Guides
IP Home Page
PCB
PCB TOPICS
Design Integrity
Layout & Routing
System Codesign
MORE PCB
Expert Insights
Guides
PCB Home Page
Embedded
EMBEDDED TOPICS
Architecture & Design
Integration & Debug
Platforms
User Experience
MORE EMBEDDED
Expert Insights
Guides
Embedded Home Page
Search