Synopsys

December 4, 2012

IPSoC: 20nm causes analog ‘density fill headaches’

20nm design is fraught with problems for analog design but one that causes the biggest headaches is density variation, says Synopsys' Joachim Kunkel.
Article  |  Topics: Blog - EDA  |  Tags: , , ,   |  Organizations:
November 16, 2012

3DIC – the advantages and the challenges of vertical integration

The advantages and challenges of 3D IC integration, as we add vertical functional integration options to the traditional planar integration brought by the progress of Moore's Law.
November 12, 2012

Synopsys FPGA prototyping launch puts pragmatism first

HAPS-70 boards launch with latest Xilinx chips, high-speed time-domain multiplexing and Synopsys' take on the debug crunch.
Article  |  Topics: Blog Topics, Blog - EDA, - Verification  |  Tags:   |  Organizations:
October 30, 2012

ESL must go ‘pay to play’ for growth: Gary Smith

You can now get a complete system-level flow, but bundling 'free' ESL with RTL tools slows the methodology shift, says the leading design analyst. Meanwhile, Cadence moves into the number two vendor slot, but the battle rages on.
October 16, 2012

EDA and IP vendors roll out support for TSMC’s 20nm, 3DIC processes

IP and EDA vendors line up to support TSMC 20nm process, CoWoS 3DIC technology
October 11, 2012

The physical design challenges of 20nm processes

Manufacturability, routing, library design and more - it all needs rethinking at 20nm
Article  |  Topics: Design to Silicon, Blog - EDA, - Industry Blogs  |  Tags: , , , ,   |  Organizations:
October 9, 2012

Event alert: TSMC Open Innovation Platform

With the foundry giant set to take the wraps off its latest flows and innovations in just seven days, remember that you must pre-register to attend its Silicon Valley event. Also here are some pre-event pointers.
October 8, 2012

Synopsys buys EVE and the death of dogma

The EDA giant fills out its prototyping and verification line-up with a long-mooted acquisition, and is set to become the first of the 'big three' to offer an in-house soup-to-nuts flow.
August 6, 2012

Aart de Geus on the changing face of EDA

The president and co-CEO of Synopsys provides his take on the mounting influence of software and physical effects in the creation of SoCs.
Article  |  Topics: Commentary, Design to Silicon, Blog - EDA, Embedded, - General, Verification  |  Tags: , , ,   |  Organizations: , ,
June 7, 2012

DAC 2012: Synopsys marries virtual and FPGA prototyping

Expose your transaction-level innovations to the real world early on and catch bugs before simulation.
Article  |  Topics: Blog Topics, Commentary, ESL/SystemC, Verification  |  Tags: , , ,   |  Organizations:

PLATINUM SPONSORS

Synopsys Cadence Design Systems Siemens EDA
View All Sponsors