DATE: Early shift to finFET processes challenges IP development strategies
An early shift to finFET processes is making developing IP libraries more challenging.
density fill
IPSoC: 20nm causes analog ‘density fill headaches’
20nm design is fraught with problems for analog design but one that causes the biggest headaches is density variation, says Synopsys' Joachim Kunkel.
PLATINUM SPONSORS
View All Sponsors