Archives

Graphics and AI specialist nVidia has been confirmed as the buyer of Arm from Softbank Vision Fund in a transaction worth up to $40bn, with the fund retaining a 10 per cent share in Arm if the deal completes.

Increasing complexity means that teams must leverage automation to work across disciplines, speed delivery and free room for innovation.

TSMC is using its growing experience with EUV lithography to fill in sub-nodes between its major releases as it prepares to extend finFET technology to the forthcoming N3 process.

Cadence has developed a stimulus optimizer based on neural networks to try to improve the runtime of constrained-random verification runs.

An RF Laboratories engineer provides some tips and techniques in the context of the PADS Professional suite.

Recent developments have made Open-RAN look more attractive as a way of implementing 5G systems. This is helping to drive a shift-left in verification and test.

Arm works with EDA to find new efficiencies based on extra CTL-based check in Questa runs.

A Mentor-Samsung collaboration cuts the need for model-based analysis and speeds analysis runtime by as much as 20X.

DAC provided a forum for the growing number of verification efforts focused on checking the architectural compliance and overall RTL quality of RISC-V processors.

The chair of Accellera’s IP security assurance working group expects the draft standard for hardening hardware core to be out by the end of the year.