Blog Topics

September 21, 2017

GlobalFoundries adds 12nm finFET process

GlobalFoundries intends to offer a 12nm FinFET process as a stepping stone from its 14nm process.
Article  |  Tags: , , ,   |  Organizations: ,
September 12, 2017

MCU benchmark homes in on peripheral power

EEMBC has released a benchmark and initial results that analyze peripheral performance on microcontrollers.
Article  |  Tags: , , ,   |  Organizations: , ,
September 12, 2017

Group to build CCIX accelerator test chip

ARM, Xilinx, Cadence Design Systems, and TSMC have agreed to produce a test chip for the CCIX project.
Article  |  Tags: , , , ,   |  Organizations: , , ,
August 21, 2017

Codasip adds IoT core to RISC-V line

Codasip has added a processor core aimed at low-energy IoT nodes to its growing portfolio of customizable designs based on the RISC-V architecture.
Article  |  Tags: , ,   |  Organizations:
August 11, 2017

Keynotes announced for DVCon Europe

DVCon Europe 2017 has announced two keynote speakers for the conference to be held in Munich, Germany in mid-October.
Article  |  Tags: , , ,   |  Organizations:
July 18, 2017

MTAPI library adds patterns for heterogeneous multicore

The latest major release of the EMB2 multicore library introduces C++ wrappers, plugins for GPU programming, and a variety of design patterns
July 7, 2017

How automotive test is evolving for the age of autonomous vehicles

Automotive test has never been easy. Safety made sure of that. But the move to autonomous vehicles is making it more challenging still.
June 27, 2017

Sonics adds heat-aware DVFS to SoC power controller

Sonics has developed a version of its power-management IP core for SoCs that adds support for dynamic voltage and frequency scaling, along with the ability to tune settings according to temperature.
June 27, 2017

Cliosoft aims to bring cooperation to design management

Cliosoft sees a merging of social features and design-data repositories as driving more efficient reuse in chipmakers, bringing them together in its recently launched DesignHub product line.
Article  |  Tags: , ,   |  Organizations: ,
June 21, 2017

Panels see congestion and resistance dominate the leading-edge node battle

Placement-aware synthesis and an array of post-layout recovery steps have helped drive up the clock speed and silicon utilization of a series high-end SoCs on leading-edge processes developed by customers of Synopsys' implementation tools.
Article  |  Tags: , , , , ,   |  Organizations: , , , ,