EDA

May 17, 2014

Cadence ports IP and qualifies tools for 28nm FD-SOI

Cadence Design Systems has developed two sets of IP aimed at the 28nm FD-SOI process developed by STMicroelectronics and qualified tools for the process.
Article  |  Tags: , , , ,   |  Organizations: , ,
May 14, 2014

Samsung agrees to make 28nm FD-SOI

STMicroelectronics has found an alternative production partner for the FD-SOI process that the European chipmaker is presenting as an easier option for SoC designers.
Article  |  Tags: ,   |  Organizations: , ,
May 13, 2014

Mentor targets 10X cut in reliability test for power electronics

New MicReD power tester identifies failure causes without the need for post-test lab analysis
Article  |  Tags: , , , , ,   |  Organizations:
April 22, 2014

Cadence to expand formal portfolio with Jasper buy

Cadence Design Systems has reached an agreement with Jasper Design Automation to buy the formal-verification specialist for $170m in cash.
Article  |  Tags: ,   |  Organizations: ,
April 16, 2014

FinFET variability issues challenge advantages of new process

Managing finFET variability issues without extending design times is key to extracting the most from the new processes, key players told a panel at the recent SNUG meeting in Santa Clara.
Article  |  Tags: , , , , ,   |  Organizations: , , , ,
April 16, 2014

Verification perspectives: the growth of emulation

The first in a series of articles on how various vendors are addressing the flow's most challenging task looks at Mentor's strategy for emulation.
April 15, 2014

Common Platform foundry alliance to be wound down

But some research and process collaboration is set to continue in the background as Samsung, GlobalFoundries and IBM chart their own priorities.
Article  |  Tags: , , , ,   |  Organizations: , , ,
April 10, 2014

Mentor builds simulation-emulation bridge to ‘Verification 3.0’

Enterprise Verification Platform adds cross-over SystemVerilog, UVM, and UPF support for Veloce alongside new hardware and software debuggers.
April 7, 2014

Latest ITRS underlines slowdown in interconnect and IC scaling

The 2013 edition of the International Technology Roadmap for Semiconductors has been published. The latest set of tables underlines the slowdown in some aspects of scaling, particularly when it comes to metal interconnect.
Article  |  Tags: , , , , , ,   |  Organizations: , ,
April 7, 2014
I heart DAC logo

DAC 2014 offers free exhibit entry for three days

The 51st Design Automation Conference, to be held in San Francisco in early June, is offering free exhibit floor entry for the full three days.
Article  |  Tags:   |  Organizations: , ,

PLATINUM SPONSORS

Synopsys Cadence Design Systems Siemens EDA
View All Sponsors