NetSpeed Systems

May 28, 2014

On-chip interconnect startup uses network theory to sidestep deadlocks

NetSpeed Systems aims to cut SoC integration time using theories developed for much larger computer networks.

Article | Topics: Blog - EDA | Tags: AXI, cache coherency, DAC 2014, deadlock, network-on-chip, performance estimation | Organizations: NetSpeed Systems

PLATINUM SPONSORS

Synopsys

Cadence Design Systems

Siemens EDA

View All Sponsors