Siemens EDA

February 28, 2020
SystemVerilog logo

Make it easier to exercise state machines with SystemVerilog

How the use of declarative, constraint-based descriptions can help you focus command sequences on areas of interest.
Article  |  Topics: EDA - Verification  |  Tags: , , , , ,   |  Organizations: ,
February 14, 2020
P2P-Feb20-featuredimage

A better way to debug P2P results

P2P (point-to-point) resistance is fundamental to IC reliability verification. Handle it more efficiently with detailed, automated path layout analysis.
February 7, 2020
Colin Walls

Choosing an embedded operating system

You cannot break your operating system choice down in something as simple as a flowchart but there are some headline criteria you should think about.
January 30, 2020
clock-domain crossing featim Jan20

Get CDC protocols right with an automated formal-to-simulation flow

A new clock-domain crossing methodology is described and results provided to show how automation delivers greater efficiency.
Article  |  Topics: EDA Topics, EDA - Verification  |  Tags: , , ,   |  Organizations:
December 20, 2019
EV and Capital Publisher featured image

The challenge of electric and autonomous vehicle service and maintenance

Electrical vehicle pose a whole new set of training challenges from the body shop to the dealership. How can you make sure they get the right documentation?
Article  |  Topics: Electrical Design  |  Tags: , ,   |  Organizations:
December 17, 2019
PAVE 360 Expert Insight Featured Image

System-of-systems validation for automotive design

How Siemens PAVE 360 platform leverages emulation to deliver the exhaustive test required for the incoming generation of autonomous vehicles.
December 10, 2019
Colin Walls

Self-test strategies for embedded systems

How to implement self-test across the four main areas where embedded systems can fail.
Expert Insight  |  Topics: Embedded - Integration & Debug  |  Tags: , , , , ,   |  Organizations:
November 27, 2019

Managing code coverage to achieve verification closure in low-power SoCs

A look at some of the key techniques needed to ensue good code coverage during the verification of low-power SoC designs.
Article  |  Topics: EDA - Verification  |  Tags: , ,   |  Organizations: ,
November 7, 2019
Ron Press is the technology enablement director of the Tessent product family at Mentor, A Siemens Business. He is a member of the International Test Conference (ITC) Steering Committee, a Golden Core member of the IEEE Computer Society, and a Senior Member of the IEEE.

International Test Conference celebrates 50 years of advancing test technology

It's the fiftieth International Test Conference this year. How much has been achieved and how much more work is there to do to ensure that we can keep building chips that do what they are supposed to?
Expert Insight  |  Topics: EDA - DFT  |  Tags:   |  Organizations: , , ,
October 29, 2019
Sandra Kupperman is a technical marketing engineer with the Tanner EDA product division of Mentor, a Siemens Business.

Efficient IoT system design for AMS, MEMS and photonics designs

Why developing an IoT design environment demands an integrated, top-down design flow that combines AMS, digital, RF, photonics, and MEMS design and verification tools.
Expert Insight  |  Topics: EDA Topics  |  Tags: , , ,   |  Organizations:

PLATINUM SPONSORS

Synopsys Cadence Design Systems Siemens EDA
View All Sponsors