UPF provides a useful way to describe the power-management strategies that should be applied to a design, but using it introduces a number of challenges during low-power debugging.
Escape formal's narrower definitions with a flow that shows you how to Avoid, Detect, Erase, Prove Absence and Tape Out while avoiding bugs.
Innovative methodologies, strategies and tool features help overcome other inefficiencies in complex but necessary simulations.
Doc Formal sets out the 10 cost points in verification that formal will help you control and reduce.
Ashish Darbari describes a formal technique that fuels a rapid, predictable and highly effective methodology.
In-design DRC is a technique that frees up engineers from many of the challenges of delivering AMS design under ever more complex design rules.
Ashish Darbari concludes his series on the need for new verification strategies by considering Debug and Signoff & Review.
Techniques previously unavailable during ICE or testbench acceleration can now greatly speed emulation debug in those modes.
Verification IP can help verify that memory-controller implementations meet standards; test an implementation against specific memories; and drive traffic for SoC verification and power analysis. Here's how to choose it.
Emulation performance is a key metric in verification. But it is far from being the only consideration. How long it takes to get a design onto a verification platform and aspects such as debug are as important. These factors will control how verification platforms are deployed during a project's life cycle.
View All Sponsors