Tech Design Forums
Technique
best practice
best practice
All
(2)
Articles
(2)
June 4, 2020
UVM coding guidelines offer clarity in a complex world
These 13 suggestions toward best practice address some of the most persistent challenges with the Universal Verification Methodology.
Article | Topics:
EDA - Verification
| Tags:
best practice
,
code fragments
,
coding
,
Universal Verification Methodology
,
UVM
| Organizations:
Accellera
,
IEEE
,
Siemens EDA
May 26, 2020
How cloud computing is now delivering efficiencies for IC design
A Mentor-Microsoft-AMD pathfinder demonstrates the potential benefits of cloud-based physical verification.
Article | Topics:
EDA - DFM
,
IC Implementation
| Tags:
7nm
,
advanced process nodes
,
best practice
,
design rule check
,
DRC
,
methodology
,
physical verification
| Organizations:
AMD
,
Microsoft
,
Siemens EDA
EDA Topics
DFM
DFT
ESL
IC Implementation
Verification
PLATINUM SPONSORS
View All Sponsors
twitter
facebook
RSS
Tech Design Forum
Log In
Register
Sponsors
Briefing
EDA
EDA TOPICS
DFM
DFT
ESL
IC Implementation
Verification
MORE EDA
Expert Insights
Guides
EDA Home Page
IP
IP TOPICS
Assembly & Integration
Design Management
Selection
MORE IP
Expert Insights
Guides
IP Home Page
PCB
PCB TOPICS
Design Integrity
Layout & Routing
System Codesign
MORE PCB
Expert Insights
Guides
PCB Home Page
Embedded
EMBEDDED TOPICS
Architecture & Design
Integration & Debug
Platforms
User Experience
MORE EMBEDDED
Expert Insights
Guides
Embedded Home Page
Search