Fast emerging options, like RISC-V, could foster massive growth in design but verification still needs commercial tools, a Semicon West panel found.
These 13 suggestions toward best practice address some of the most persistent challenges with the Universal Verification Methodology.
How the use of declarative, constraint-based descriptions can help you focus command sequences on areas of interest.
How can we refine our approach functional verification to deal with the increasing number of systems that leverage artificial intelligence.
How an integrated design environment can help you overcome complexities within the Universal Verification Methodology and manage the size of the libraries within it.
A look at some of the key techniques needed to ensue good code coverage during the verification of low-power SoC designs.
The vision of portable stimulus is to find a way to write tests that can be portable ‘vertically’ from IP block to subsystem to system, and ‘horizontally’ from simulation to emulation to silicon. However, applying portable stimulus to real chip designs is not trivial.
SEMICON West showed a distinct thematic shift away from preserving Moore's Law to assessing the architectural implications of AI, as EDA was brought into the event.
Accellera's Portable Test and Stimulus standard provides powerful features for verification that is not meant to replace UVM but augment existing verification flows. Here is how portable stimulus and UVM interact.
The Portable Stimulus Standard helps overcome many of the verification challenges inherent in the strict requirements of ISO 26262.
View All Sponsors