Simplify and accelerate PV debug using default results data views
Standard physical verification (PV) check reviews within EDA tools can reduce time-to-tapeout and mitigate risk.
physical verification
Silicon photonics verification: Progress through adaptation
SiP promises advances in transmission speeds, bandwidth, accuracy and low power but verification requires careful evolution of existing tools.
P&R filler cell insertion slowing you down? Replace it
A physical verification-ready flow can speed project delivery by making your use of filler cells more efficient.
How cloud computing is now delivering efficiencies for IC design
A Mentor-Microsoft-AMD pathfinder demonstrates the potential benefits of cloud-based physical verification.
A better way to merge design files for physical verification
Still using custom layout or place and route tools here? Ditch that time-consuming practice for a real database merge flow.
Three ways to lift productivity during physical verification
How to get the best PV results by reducing computational demands; handling data more efficiently and exploiting parallelization.
Silicon photonics moves out of the shadows
An alphabet soup of AI, HPC, 5G and the IoT has finally seeded creation of a design infrastructure for silicon photonics.
If we’d only known then what we know now
Innovation in physical verification is driven by incoming nodes but new tools and features can and should be fed back up the technology chain.
One BSIM to rule them all
A change in the way the core compact models are developed has accelerated their development and, for the first time, allowed the models to be used not just for circuit simulation but to help guide process evolution as chipmakers play not only with materials but the shape of finFETs.
Physical verification of finFET and FD-SOI devices
A look at some of the design and physical verification challenges of working with finFET and FD-SOI devices, including their impact on layout, DRC and LVS.
PLATINUM SPONSORS
View All Sponsors