Still using custom layout or place and route tools here? Ditch that time-consuming practice for a real database merge flow.
How to get the best PV results by reducing computational demands; handling data more efficiently and exploiting parallelization.
An alphabet soup of AI, HPC, 5G and the IoT has finally seeded creation of a design infrastructure for silicon photonics.
Innovation in physical verification is driven by incoming nodes but new tools and features can and should be fed back up the technology chain.
A change in the way the core compact models are developed has accelerated their development and, for the first time, allowed the models to be used not just for circuit simulation but to help guide process evolution as chipmakers play not only with materials but the shape of finFETs.
A look at some of the design and physical verification challenges of working with finFET and FD-SOI devices, including their impact on layout, DRC and LVS.
Finding and fixing double patterning problems in 20nm designs
A look at the way in which key tools, in IC implementation, modeling and extraction, and physical verification, are developing in response to the challenges of 20nm design
View All Sponsors