CAA is a valuable tool available to both design engineers and foundries to help them avoid layout-dependent effects during manufacturing.
How Chips&Media used HLS on the development of a computer vision IP block.
The computational and algorithmic demands made by computer vision systems highlight HLS' value for AI system development.
Automated voltage-aware DRC addresses the reliability verification challenges in today’s high-voltage and multiple power domain applications.
Bob Smith of the ESD Alliance describes how we can promote the ongoing evolution of the design ecosystem.
Machine learning techniques help ensure the validity of Liberty Variation Format information for OCV analysis at lower process nodes.
This defect and fault injection primer looks at how to standardize definitions, decide injection volume, measure activity, manage simulation, optimize test time and more.
How to achieve efficient merging of data from formats such as OASIS, GDS, and OpenAccess to ensure timely verification through DRC runs.
The second part of this feature looks at how Wave Computing's objectives with its dataflow processing unit for AI mapped to the use of emulation in its development.
An increasing number of AI players are building their own silicon and finding that emulation is key to overcoming the major challenges.
View All Sponsors