Synopsys

November 12, 2015

DVCon Europe: Getting TLM to cope with proliferating ECUs and serial protocols

High powered alliance develops TLM standards to address growing automotive and IoT concerns.
October 29, 2015

Synopsys hires former presidential cyber-security advisor

Synopsys builds its presence in software quality and integrity by hiring Thomas A Schmidt, former cyber-security advisor to US Presidents
Article  |  Topics: General  |  Tags: , , , , ,   |  Organizations:
September 22, 2015

IP and software portfolio introduced to speed IoT development

Low-power IP and software portfolio includes security hardware, Bluetooth and ISB interfaces, configurable processors and sensor subsystems
Article  |  Topics: Blog - IP  |  Tags: , , , , ,   |  Organizations:
September 16, 2015

Synopsys extends FPGA-based prototyping to 1.6bn ASIC gates

Synopsys updates its FPGA-based prototyping system to offer more capacity, higher speed, faster bring-up, better ROI
Article  |  Topics: Blog - IP, - Verification  |  Tags: , , , ,   |  Organizations:
August 6, 2015

Flow exploration key to finFET network processor implementation

Flow exploration helps designers establish best approach to advanced network processor implementation on Samsung finFET process
Article  |  Topics: Conferences, Design to Silicon, Blog - EDA  |  Tags: , , ,   |  Organizations: , ,
July 30, 2015

10nm flow reveals complexity of finFET design process

Collaboration between ARM, TSMC and Synopsys reveals challenges of 10nm finFET design flows.
Article  |  Topics: Conferences, Design to Silicon, Blog - EDA  |  Tags: , , , , , ,   |  Organizations: , ,
June 29, 2015

FastSpice update improves parallelism and adds wreal support

The latest update to the CustomSim FastSpice tool from Synopsys provides more consistent speedups from multicore workstations and adds support for BCD processes and real-number modeling.
Article  |  Topics: Blog - EDA  |  Tags: , , , , ,   |  Organizations:
June 16, 2015

Collaboration let HiSilicon accelerate 16nm finFET plans

HiSilicon claims close collaboration with foundry and EDA tools partners helped speed up plans to tape out the first 16nm finFET-based design through TSMC.
June 8, 2015

Synopsys speeds automotive SoC qualification with IP launch

Synopsys develops portfolio of ASIL B ready IP, and invests in AEC-Q100 testing and TS 16949 quality management, to ease automotive SoC qualification.
Article  |  Topics: Blog - IP  |  Tags: , , , , , , ,   |  Organizations: , ,
June 8, 2015

Synopsys to acquire Atrenta

Atrenta's SpyGlass line and others to be absorbed in Verification Continuum and Galaxy as part of EDA's latest major consolidation.

PLATINUM SPONSORS

Synopsys Cadence Design Systems Mentor - A Siemens Business
View All Sponsors