November 15, 2022
Real Intent has developed a tool to check design and the potential for circuits to glitch.
June 13, 2022
Real Intent has upgraded its Meridian CDC clock-domain crossing sign-off tool, with support for multimode-aware dynamic models.
August 18, 2021
A DVCon technical paper addresses potential reset domain crossing metastability issues due to UPF instrumentation.
January 14, 2021
Originally presented at DVCon Europe, a new paper automates complex steps in RDC verification and reduces noise.
July 27, 2019
Reset domain crossing is another area where rising SoC complexity and IP reuse is causing an increase in reliability and safety challenges.
January 20, 2016
A look at techniques to trap complex errors caused by signals crossing clock, reset and power domains is the focus of this upcoming webinar