power domain crossing


January 20, 2016

Catching complex CDC bugs in large SoCs

A look at techniques to trap complex errors caused by signals crossing clock, reset and power domains is the focus of this upcoming webinar
Article  |  Topics: Conferences, Verification  |  Tags: , , , ,   |  Organizations:

PLATINUM SPONSORS

Synopsys Cadence Design Systems Siemens EDA
View All Sponsors