Synopsys

December 14, 2018

Synopsys announces DDR5 and LPDDR5 interface IP

Synopsys is targeting artificial intelligence (AI) and data centre SoCs as key application areas for the interface IP.
Article  |  Topics: Product  |  Tags: , , ,   |  Organizations: , , ,
November 30, 2018

Design Compiler updated for 5nm and beyond

Workhorse synthesis tool updated to make it suitable for use on designs at process nodes of 5nm and below.
Article  |  Topics: Blog - EDA  |  Tags: ,   |  Organizations:
October 9, 2018

Synopsys takes TSMC design into the cloud; IP to 7nm, 5nm and automotive processes

Synopsys is taking IC design on TSMC processes into the cloud with the launch of the Synopsys Cloud Solution, which will run on platforms from Synopsys, Amazon Web Services (AWS) or Microsoft Azure.
Article  |  Topics: Design to Silicon, Blog - EDA, IP, - Verification  |  Tags: , ,   |  Organizations: , ,
October 2, 2018

White paper outlines challenges of developing machine-learning hardware

A recent white paper from Synopsys outlines the complexities of developing hardware for use in machine-learning and artificial-intelligence (AI) systems.
Article  |  Topics: Blog Topics  |  Tags: , , ,   |  Organizations:
August 16, 2018

IBM and Synopsys to apply DTCO to post-finFET process development

Collaboration on DTCO offers IBM a better way to evaluate combinations of transistor architectures, materials and other process technology innovations using design metrics, before real wafers become available for physical experimentation.
July 30, 2018

56G Ethernet IP to enable leaf-spine hyperscale data centres

Faster PHYs needed to shift vast amounts of data around giant data centres.
Article  |  Topics: Blog - IP, - Standards  |  Tags: , ,   |  Organizations:
July 30, 2018

Synopsys catalogues AI IP

The rapid growth of interest in machine learning and artificial intelligence has prompted Synopsys to bring all its AI IP together in a microsite and brochure.
Article  |  Topics: Blog - IP, - Product  |  Tags: ,   |  Organizations:
July 27, 2018

Verification engineers embrace emulation for the shift left

In a panel session at June's DAC, Synopsys customers talked about some of the ways they make verification more efficient and bring technologies such as formal, emulation, and simulation together.
July 12, 2018

With RF, power and MRAM, FD-SOI finds its role

FD-SOI is gradually building up a presence as a technology not just for low-power but RF and power integration.
Article  |  Topics: Blog - EDA, IP  |  Tags: , , , , , , ,   |  Organizations: , , ,
July 3, 2018

Fusion improves timing say Synopsys users

Early-access customers talked about their experiences with the Synopsys Fusion-based flow in a panel session at the DAC.
Article  |  Topics: Blog - EDA  |  Tags: , , , , ,   |  Organizations: , , , ,

PLATINUM SPONSORS

Synopsys Cadence Design Systems Mentor - A Siemens Business
View All Sponsors