How Mentor realized concurrent engineering for PCB design
The vendor's experiences in enabling concurrent engineering in Xpedition Enterprise contain lessons for all design disciplines.
constraints
Analyzer merges constraints for multiple timing modes
Ausdia has launched a product intended to reconcile the multiple sets of timing constraints needed for operating and test modes so that a consistent group of constraints can be fed to implementation tools.
Six quick videos introduce key formal verification concepts
Videos discuss formal verification planning, correct initialisation, writing constraints, developing properties, interpreting results - and knowing when you have done enough.
DATE notebook: Constraints smooth path for FPGA synthesis
Blue Pearl Software has extended its reach into the world of field-programmable gate array (FPGA) design and verification with a project that has culminated in a tighter integration between its timing analysis tools and the Synopsys Synplify Pro tool.
PLATINUM SPONSORS
View All Sponsors