Expert Insights - EDA

John Ferguson  |  August 14, 2020

EDA innovation is the foundation of progress

For physical verification and beyond, each process node requires new thinking, new tools and greater performance.
Topics: EDA - DFM, Verification  |  Tags: , , , , , , , ,   |  Organizations:   |  
Tom Anderson  |  August 12, 2020

How IDEs enable the ‘shift left’ for VHDL

Learn how an IDE offers on-the-fly, auto-correct and informed analysis of VHDL code to speed project quality and delivery.
Topics: EDA - Verification  |  Tags: , , , ,   |  Organizations:   |  
Jay Jahangiri  |  July 28, 2020

Catch the next wave in DFT automation

It is easier than ever to build a flexible, resilient, and end-to-end hierarchical DFT flow with smart automation.
Topics: EDA - DFT  |  Tags:   |  Organizations: ,   |  
Matthew Walsh  |  July 9, 2020

Don’t get lost in the cloud

Mentor is rolling out an comprehensive cloud-based design infrastructure feeding into digital twin strategies.
Topics: Digital Twin, EDA Topics, PCB Topics  |  Tags: , ,   |  Organizations: , ,   |  
Tom Anderson  |  June 2, 2020

VHDL users also deserve efficient design and verification

More commonly associated with SystemVerilog, IDEs can also greatly help users of the popular HDL for FPGA, mil/aero and other designs.
Topics: EDA Topics, EDA - Verification  |  Tags: , , ,   |  Organizations:   |  
Lauro Rizzatti  |  May 29, 2020

Covid-19 rings changes for virtual working

Virtualization is becoming ever more common during the Covid-19 outbreak, even for complex technologies like emulation, and showing its strengths.
Adnan Hamid  |  May 6, 2020

Security: Making the unknown, known

How to combine formal and dynamic verification within an app to uncover security vulnerabilities.
Ron Press  |  April 24, 2020

How to gain a competitive edge with advanced DFT

Learn how the latest design for test innovations deliver efficiency and profitability across the design flow.
Adnan Hamid  |  February 20, 2020

Verifying AI engines

How can we refine our approach functional verification to deal with the increasing number of systems that leverage artificial intelligence.
Tom Anderson  |  January 19, 2020

Accelerate your UVM adoption and usage with an IDE

How an integrated design environment can help you overcome complexities within the Universal Verification Methodology and manage the size of the libraries within it.
Topics: EDA - Verification  |  Tags: , , ,   |  Organizations: ,   |  

PLATINUM SPONSORS

Synopsys Cadence Design Systems Mentor - A Siemens Business
View All Sponsors