Expert Insights - EDA

Paul Dempsey  |  January 25, 2019

Emulation for AI: Part One

An increasing number of AI players are building their own silicon and finding that emulation is key to overcoming the major challenges.
Ashish Darbari  |  January 7, 2019

Doc Formal: Introducing the ADEPT FV flow

Escape formal's narrower definitions with a flow that shows you how to Avoid, Detect, Erase, Prove Absence and Tape Out while avoiding bugs.
Rahul Chirania  |  December 3, 2018

Verifying clock domain crossings in UPF-based low-power SoCs

The verification challenges of using low-power design techniques to enable advanced power-management strategies in complex SoCs.
Topics: EDA - Verification  |  Tags: , , , ,   |  Organizations:   |  
Philip Vanness  |  October 26, 2018

8.8 billion miles to verify

How the digital twin can fuel automotive verification flows impossible in the real world.
Allen Watson  |  October 3, 2018

An open-source framework for greater flexibility in machine-learning development

Exchange frameworks are emerging to make it easier for neural-network developers to swap between development environments.
Gandharv Bhatara  |  September 11, 2018

EUV’s arrival demands a new resolution enhancement flow

Gandharv Bhatara looks at how the OPC and RET elements of Calibre are getting ready for the EUV age.
Topics: EDA - DFM, - EDA Topics  |  Tags: , , , , , , ,   |  Organizations: , ,   |  
Ashish Darbari  |  August 14, 2018

Doc Formal: Achieving exhaustive formal verification of packet-based designs

Ashish Darbari breaks down formal's value to this challenging verification task with code examples and reference to VC Formal from Synopsys.
Dina Medhat  |  August 13, 2018

Managing waivers in reliability verification

Dina Medhat describes what you need to know about the types of waiver strategy that can be applied.
Ashish Darbari  |  July 23, 2018

Doc Formal: The budget case for formal verification

Doc Formal sets out the 10 cost points in verification that formal will help you control and reduce.
Topics: EDA - Verification  |  Tags: , , , ,   |  Organizations:   |  
Sean Safarpour  |  July 17, 2018

Formal fundamentals: what’s hiding behind your constraints

Effective formal verification demands striking a careful balance in the use of constraints – too many slows things down, but too few may let bugs slip through.

PLATINUM SPONSORS

Synopsys Cadence Design Systems Mentor - A Siemens Business
View All Sponsors