PID yield loss countered by path-based antenna verification
Plasma induced damage (PID) in gate oxide is a threat to MOSFET circuit yield and reliability. How can you effectively combat this issue?
Uncategorized
How to migrate SoC design to the cloud
Moving part of all of a design flow to the cloud involves careful preparation and evaluation as there is no 'one-size-fits-all'.
Let there be no misunderstanding: Verifying CXL cache coherency
How to work with the Compute Express Link and protocols such as MESI to maintain cache coherency.
Executable specifications boost SoC and IP efficiency
Automating executable specifications as they evolve can deliver major efficiencies.