static analysis


June 6, 2024

Real Intent tool looks at paths to hardware vulnerability

Real Intent has developed a tool for identifying potential security issues in chip designs at the sign-off stage.
Article  |  Topics: Blog - EDA  |  Tags: , ,   |  Organizations:
January 14, 2021

A new methodology addresses the increasing challenge of reset domain crossing

Originally presented at DVCon Europe, a new paper automates complex steps in RDC verification and reduces noise.
Article  |  Topics: Case Study, Verification  |  Tags: ,   |  Organizations: ,
February 26, 2019

A hardware-centric approach to checking HLS code before synthesis

Tools that checks pre-synthesis C++ and SystemC code have historically had no understanding of hardware intent. The Catapult Design Checker fills that gap.
Article  |  Topics: Blog Topics, HLS, RTL, Verification  |  Tags: , , , , ,   |  Organizations:
May 24, 2014

Real Intent updates lint tool, adds Matlab and Simulink support

More lint rules, better SystemVerilog support, links to MATLAB and Simulink
Article  |  Topics: Product, Verification  |  Tags: , , , , ,   |  Organizations:

PLATINUM SPONSORS

Synopsys Cadence Design Systems Siemens EDA
View All Sponsors