Originally presented at DVCon Europe, a new paper automates complex steps in RDC verification and reduces noise.
Tools that checks pre-synthesis C++ and SystemC code have historically had no understanding of hardware intent. The Catapult Design Checker fills that gap.
More lint rules, better SystemVerilog support, links to MATLAB and Simulink
View All Sponsors