Archives

May 20, 2019

DAC 2019 preview: Mentor

Mentor is active across the program and its main and Verification Academy booths within the exhibition in Las Vegas.
May 20, 2019

DAC 2019 preview: Verific Design Automation

In Las Vegas, the parser specialist will demonstrate its tools for EDA software development across VHDL, SystemVerilog and UPF.
Article  |  Topics: Conferences, Blog - EDA, - Tool development, Verification  |  Tags: , , , ,   |  Organizations: ,
May 13, 2019

Security, machine learning, and variety at DAC

Security and machine learning are two topics that take center stage at DAC this year, says the conference’s general chair Rob Aitken.
Article  |  Topics: Blog - EDA, Embedded  |  Tags: , , ,   |  Organizations: , ,
May 3, 2019

ES Design West outreach attracts launch participants

EDA and IP supporters of the new event see the goal of greater integration with the electronic systems supply chain as fundamental to their involvement.
April 26, 2019

HOT 2019 moves alongside ESDesign West

Jim Hogan's annual charity fundraiser, Heart of Technology, will this year be held on July 9 in San Francisco alongside SEMICON West.
Article  |  Topics: Conferences, Blog - EDA  |  Tags: ,   |  Organizations: ,
April 24, 2019

May meeting to push for UVM analog extensions

Accellera is trying to standardize extensions to UVM for mixed-signal design.
Article  |  Topics: Blog - EDA, IP  |  Tags: , ,   |  Organizations:
April 22, 2019

Machine learning and chiplets headline VLSI Symposia

Large-scale MCMs and novel device architectures bookend the papers on machine learning at VLSI Symposia in an event that will also cover chiplet integration and other topics.
Article  |  Topics: Blog - EDA, IP  |  Tags: , , , , ,   |  Organizations: , ,
April 18, 2019

User2User Silicon Valley is two weeks away

Mentor's technical conference will take place on May 2 at the Santa Clara Marriott and feature more than 45 user and vendor presentations.
April 17, 2019

ES Design West aims to showcase EDA to a widening world

ES Design West holds its first edition at San Francisco's Moscone Center colocated with SEMICON West in July.
Article  |  Topics: Blog Topics, Conferences, Blog - EDA  |  Tags:   |  Organizations: ,
April 16, 2019

Boost your DFT efficiency for AI silicon design

Three hierarchical DFT strategies help cut time-to-market for large AI chips by exploiting regularity and addressing test at the RTL.
Article  |  Topics: Blog Topics, Tested Component to System  |  Tags: , , , , , ,   |  Organizations: