Archives

Cadence president expects expanded role for reinforcement learning in tool portfolio and looks for help on AI for verification.

Siemens EDA has launched a second version of its Symphony simulation environment designed to support quicker debug cycles.

The ESD Alliance is hosting a panel and networking event at next week's colocated Design Automation Conference and SEMICON West.

Breker's presence at next week's Design Automation Conference (DAC) will emphasize a new collaboration around the RISC-V platform.

Axiomise founder and formal expert Ashish Darbari will present across multiple events at DAC in San Francisco next week.

The tool development specialist will demonstrate its broad portfolio at next week's Design Automation Conference in San Francisco.

Siemens and Nvidia have agreed to work more closely together to drive the development of higher-fidelity digital twins.

R&D multicore processor demonstrates programmable extensions for DSP.

MachineWare claims it can reach 2GHz throughput with instruction-set simulator for RISC-V processors.

CXL is a strongly-backed technology aimed at improving connectivity across datacenters handling high demand HPC and AI applications.