MRAM pushes speed and endurance at IEDM
IEDM late last year showed how MRAM is being prepared for both FD-SOI and advanced finFET nodes.
Author Archives: Chris Edwards
Capacitive link to power cheap wireless tags
Imec, TNO, and Cartamundi have developed a low-cost way of letting tags communicate with embedded devices wirelessly by using a capacitive touchscreen.
Support for RISC-V expands at summit
This week’s RISC-V Summit in California has seen an expansion to the open-source portfolio being built around the architecture as well as increased support from software vendors such as Wind River.
Cadence to acquire AWR from National Instruments
Cadence Design Systems has agreed to buy the AWR RF-design company from its current owner National Instruments for approximately $160m.
Imagination splits GPU lanes for high-utilization acceleration
Imagination Technologies has launched a new generation of GPU IP aimed at multitasking compute acceleration.
2020 VLSI Symposia to look at the next 40 years
Having provided a forum for describing the progress of process technology and circuit design for four decades, the organizers of the 2020 Symposia on VLSI Technology & Circuits are asking presenters to look at the coming 40 years.
Mentor cuts scan time in package of test measures for automotive designs
Aimed at automotive designs, Mentor has developed a BIST technology that the company claims can speed up the process ten-fold by making more of each scan cycle.
Xilinx aims for software flow with Vitis
Xilinx has released the first version of its Vitis development environment as the company aims to capture a user base that is more used to software than hardware tools.
Mentor takes DFT planning to a higher level for hierarchical flows
Mentor has introduced a DFT-automation methodology that is designed to support the growing use of hierarchical strategies.
Accellera sets up to group to look at interoperability for safety analysis
Accellera to look at interoperability standard for failure analysis tools in safety engineering.