September 3, 2013

ARM buys securable display controller

ARM has agreed to buy from Cadence Design Systems the display controller IP cores developed by recent acquisition Evatronix.
Article  |  Tags: , ,   |  Organizations: ,
August 29, 2013

IP providers make plans for the internet of things

ARM and Synopsys both plan to make inroads to the internet of things with their IP strategies.
Article  |  Tags: , , , , , , ,   |  Organizations: ,
June 19, 2013

ANALYSIS: nVidia has the IP to license but what about the ecosystem?

To get others to adopt its GPU cores, Nvidia must quickly build partnerships with tool vendors and foundries that guarantee easy implementation.
Article  |  Tags: , , ,   |  Organizations: , ,
June 19, 2013

nVidia to license GPU technology as IP cores

Graphics chipmaker nVidia has said it plans to license as IP cores some of its technology in the hope of building up a customer base among other chipmakers and systems houses developing their own SoCs.
Article  |  Tags: , , ,   |  Organizations: ,
June 14, 2013

Synopsys launches single kit to optimize IP across PPA

Latest addition to DesignWare portfolio balances trade-offs across CPUs, GPUs and DSPs while automating custom design techniques such as multi-bit flip flops.
Article  |  Tags: , , , , , ,   |  Organizations: , ,
June 7, 2013

FinFET shift could drive analog automation as layout effects bite

The arrival of the finFET brings with it simulation and physical restrictions that might lead teams to resort to layout automation to get the job done.
June 5, 2013

FinFET processes demand delicate tradeoffs for mobile SoCs – GlobalFoundries process architect

The increasing use of graphics in mobile SoCs means that finFET processes need to be optimised for density and power - as well as early availability at low risk.
Article  |  Tags: , ,   |  Organizations:
June 5, 2013

Jasper, Duolog bring formal verification to IP specification and assembly, low-power design

Deal creates methodologies and tools to help deliver IP and SoC assemblies verified using formal methods. Low-power verification strategy also launched.
Article  |  Tags: ,   |  Organizations: ,
May 28, 2013

Fabless, IP designers need process simulation tools, says Coventor CTO

Fabless designers and IP providers need process simulation tools to understand how process variability could affect their designs.
Article  |  Tags: , , ,   |  Organizations:
May 20, 2013

TVS expands VIP library

Test and Verification Solutions has expanded its library of verification IP to cover protocols in MIPI, memories, serial IO and communication.
Article  |  Tags: , , , , , ,   |  Organizations:


Synopsys Cadence Design Systems Mentor - A Siemens Business
View All Sponsors