fin quantization

May 29, 2013
FinFET capacitances diagram

How to design with finFETs

How to design with finFETs, including the impact on standard cells, IP, SRAM; the effects of fin quantization; extraction and parasitics; AMS issues and more.
May 2, 2013
Intel finfFET SEM

Physical verification of finFET and FD-SOI devices

A look at some of the design and physical verification challenges of working with finFET and FD-SOI devices, including their impact on layout, DRC and LVS.
Article  |  Topics: EDA - Verification  |  Tags: , , ,
March 28, 2012

FinFETs

It may be necessary to move to three-dimensional 'FinFET' transistors for future process nodes, but what impact will this have on circuit design?

PLATINUM SPONSORS

Synopsys Cadence Design Systems Mentor - A Siemens Business
View All Sponsors