SIMD


March 4, 2020

CEVA splits vectors for more efficient 5G

CEVA has reworked its XC architecture to provide what the company claims is the kind of performance boost needed to handle phase-two 5G applications once Release 17 rolls out.
Article  |  Topics: Blog - IP  |  Tags: , , , ,   |  Organizations:
May 1, 2017

Cadence tunes fixed-point DSP for neural networks

Cadence has stripped out some of the image-processing functions of the Vision P6 and boosted the number of execution units to build a DSP aimed at deep learning.
Article  |  Topics: Blog - IP  |  Tags: , , , ,   |  Organizations:

PLATINUM SPONSORS

Synopsys Cadence Design Systems Siemens EDA
View All Sponsors