June 27, 2018
It’s the back-end that needs work as system-level considerations begin to dominate design, Qualcomm’s vice president of engineering said at DAC.
April 5, 2018
Strato emulator family adds modular boxes that can build from 640K and 1.25B gate-counts for automotive, mil/aero markets and 'digital twin' strategies.
February 22, 2018
Ceva has decided to include neural network, vector processing and customized instruction sets in an IP platform for 5G NR terminals.
February 23, 2017
Ceva's latest iteration of its XC architecture aims at the intensive DSP required for 5G basestations.
February 21, 2017
Xilinx plans to add high-speed analog interfaces to its upcoming FPGAs to better support high-density 5G basestation designs.
October 11, 2016
Achronix has decided to offer the FPGA technology it has developed as a set of embeddable cores.
February 18, 2016
ARM and Ceva have both aimed at the need for to juggle control code and DSP in the upcoming LTE-Advanced and 5G with their latest processor core architectures.
August 8, 2014
High peak-to-average ratios inherent in 4G/5G modulation schemes are driving the circuitry controlling RF PAs to become more modeling-oriented.
August 7, 2014
Nokia Siemens Networks has built an instrument able to handle bandwidths up 1GHz to investigate the use of milllimeter-band radio for 5G communications.