Blog Topics

May 13, 2019

Security, machine learning, and variety at DAC

Security and machine learning are two topics that take center stage at DAC this year, says the conference’s general chair Rob Aitken.
Article  |  Tags: , , ,   |  Organizations: , ,
May 8, 2019

Formal engines learn from experience

Cadence and OneSpin are applying various forms of machine learning to their tools to automate formal verification.
May 3, 2019

ES Design West outreach attracts launch participants

EDA and IP supporters of the new event see the goal of greater integration with the electronic systems supply chain as fundamental to their involvement.
April 26, 2019

The evolution of the digital twin

A digital twin is now more than just a virtual copy of a product. For Siemens, it is a multilayered concept powering a 'boundary-free innovation platform'.
Article  |  Tags: , , , ,   |  Organizations: , ,
April 26, 2019

HOT 2019 moves alongside ESDesign West

Jim Hogan's annual charity fundraiser, Heart of Technology, will this year be held on July 9 in San Francisco alongside SEMICON West.
Article  |  Tags: ,   |  Organizations: ,
April 24, 2019

May meeting to push for UVM analog extensions

Accellera is trying to standardize extensions to UVM for mixed-signal design.
Article  |  Tags: , ,   |  Organizations:
April 22, 2019

Machine learning and chiplets headline VLSI Symposia

Large-scale MCMs and novel device architectures bookend the papers on machine learning at VLSI Symposia in an event that will also cover chiplet integration and other topics.
Article  |  Tags: , , , , ,   |  Organizations: , ,
April 18, 2019

User2User Silicon Valley is two weeks away

Mentor's technical conference will take place on May 2 at the Santa Clara Marriott and feature more than 45 user and vendor presentations.
Article  |  Tags:   |  Organizations: , , , , , , , , ,
April 17, 2019

ES Design West aims to showcase EDA to a widening world

ES Design West holds its first edition at San Francisco's Moscone Center colocated with SEMICON West in July.
Article  |  Tags:   |  Organizations: ,
April 16, 2019

Boost your DFT efficiency for AI silicon design

Three hierarchical DFT strategies help cut time-to-market for large AI chips by exploiting regularity and addressing test at the RTL.
Article  |  Tags: , , , , , ,   |  Organizations:

PLATINUM SPONSORS

Synopsys Cadence Design Systems Siemens EDA
View All Sponsors