Speeding up simulation using native System Verilog transactors
Partitioning a verification test bench using native System Verilog transactors can make it easier to move between simulation and emulation.
UVM
DVCon Europe focuses on systems design and verification
Focus on systemic issues matches DVCon Europe event to European interests
Accellera releases version 1.2 of UVM
Accellera has released the latest version of the Universal Verification Methodology (UVM) class reference document, with additions to the way in which testbenches can handle messages and registers.
Synopsys strengthens analog and mixed-signal verification with VCS AMS
VCS AMS updates AMS verification tool and methodology
An easier start for UVM, take two
Training company Doulos is working on a second version of its Easier UVM guidelines intended to speed up the process of getting a UVM testbench underway for new users.
DATE notebook: Aldec builds in more support for VHDL methodology
Aldec has updated its Riviera Pro tool to provide more support for OS-VVM, the recently launched verification methodology for VHDL
Synopsys verification IP launch has bite
Synopsys has rolled out its SystemVerilog-based verification IP portfolio for a bunch of interconnect standards – and built in support for all the three major verification methodologies.
PLATINUM SPONSORS
View All Sponsors