ESL/SystemC

June 2, 2014

Mentor’s Wally Rhines on tools as a cultural issue

Whether you're going to DAC this week or not, it's worth remembering one of the other key factors that will inform your judgments on new tools.
Article  |  Tags: ,   |  Organizations:
February 6, 2014

Cadence to buy Forte and build out HLS offering

EDA giant cites high-level synthesis' move into the mainstream as driven by IP integration challenges in striking deal for the HLS market leader.
May 14, 2013

Forte Cynthesizer aims at performance, power and ease of use

The fifth generation of Forte Design System's Cynthesizer tool is a slice of system-level evangelism.
Article  |  Tags: , , ,   |  Organizations:
March 20, 2013

DATE: The rise of the power architect

Docea Power extends power and thermal analysis tools to address complexity and sub-dividing responsibilities among architects.
Article  |  Tags: , ,   |  Organizations:
March 19, 2013

SoC prototyping ascends the learning curve

Leading vendors and users spoke of the challenges in developing today's SoCs when faced with a plethora of prototyping techniques - and the challenges that remain.
October 30, 2012

ESL must go ‘pay to play’ for growth: Gary Smith

You can now get a complete system-level flow, but bundling 'free' ESL with RTL tools slows the methodology shift, says the leading design analyst. Meanwhile, Cadence moves into the number two vendor slot, but the battle rages on.
October 26, 2012

Mentor Graphics CEO Wally Rhines – Interview

The Mentor chief discusses ESL-based low power, emulation, 32nm to 20nm and using tools in the cloud.
Article  |  Tags: , , , , , , , , , ,   |  Organizations: ,
October 4, 2012

IEF: Open source hardware to muscle into data centers

Open-source hardware is going to change the way people buy computing capacity for data centers, says LSI's Rob Ober
Article  |  Tags: , , , , ,   |  Organizations:
October 3, 2012

SAME: Memory-saving standard to expand

The scope of the Low-Latency Interface (LLI) developed by the MIPI Alliance is expanding as it heads towards version 2 – increasing the ways in which a single DRAM array can be shared between SoCs in a mobile phone.
Article  |  Tags: , , , ,   |  Organizations: ,
June 7, 2012

DAC 2012: Synopsys marries virtual and FPGA prototyping

Expose your transaction-level innovations to the real world early on and catch bugs before simulation.
Article  |  Tags: , , ,   |  Organizations:

PLATINUM SPONSORS

Synopsys Cadence Design Systems Mentor - A Siemens Business
View All Sponsors