Tech Design Forums
Technique
NRE
NRE
All
(1)
Articles
(1)
January 13, 2022
Siemens’ Sawicki puts priority on scaling in processes, productivity and systems
More optimistic about the semiconductor industries prospects than for some time, Siemens Joe Sawicki identified key EDA challenges at DAC.
Expert Insight | Topics:
EDA - DFM
,
- Digital Twin
,
EDA Topics
,
EDA - ESL
,
IC Implementation
,
Verification
| Tags:
advanced packaging
,
DAC 2021
,
functional safety
,
functional verification
,
high-level synthesis (HLS)
,
NRE
,
reliability
,
validation
| Organizations:
ESD Alliance
,
Siemens EDA
EDA Topics
DFM
DFT
ESL
IC Implementation
Verification
PLATINUM SPONSORS
View All Sponsors
twitter
facebook
RSS
Tech Design Forum
Log In
Register
Sponsors
Briefing
EDA
EDA TOPICS
DFM
DFT
ESL
IC Implementation
Verification
MORE EDA
Expert Insights
Guides
EDA Home Page
IP
IP TOPICS
Assembly & Integration
Design Management
Selection
MORE IP
Expert Insights
Guides
IP Home Page
PCB
PCB TOPICS
Design Integrity
Layout & Routing
System Codesign
MORE PCB
Expert Insights
Guides
PCB Home Page
Embedded
EMBEDDED TOPICS
Architecture & Design
Integration & Debug
Platforms
User Experience
MORE EMBEDDED
Expert Insights
Guides
Embedded Home Page
Search