Executable specifications boost SoC and IP efficiency
Automating executable specifications as they evolve can deliver major efficiencies.
C++
Achieving the interactive development of low-power designs
Power intent files have increased efficiency and the use of an IDE can prevent them becoming outdated as a design evolves.
Take advantage of the automated refactoring of design and verification code
Refactoring saves time and resuources by converting code to a common format and eliminates redundancies to make it more readable and maintainable.
Correct design and verification coding errors as you type
An IDE designed to catch typographical errors, missing declarations and inconsistent references in your code can hugely reduce your time in debug.
High-level synthesis for AI: Part Two
How Chips&Media used HLS on the development of a computer vision IP block.
High-level synthesis for AI: Part One
The computational and algorithmic demands made by computer vision systems highlight HLS' value for AI system development.
How HLS is giving shape to glasses-free 3DTV
High level synthesis (HLS) was adopted to realize innovative display IP as developed by a small core engineering team.
Think like designers to fill the SoC verification gap
Build tools around the dataflows and control systems engineers model to address verification challenges posed by burgeoning complexity and low power.
PLATINUM SPONSORS
View All Sponsors