EDA

March 21, 2014

Mentor buys BDA for AMS portfolio

Mentor Graphics has bought Berkeley Design Automation (BDA), a specialist in analog, mixed-signal, and RF circuit verification using FastSpice.
Article  |  Topics: Blog - EDA  |  Tags: ,   |  Organizations: ,
March 17, 2014

Mentor begins to take wraps off Xpedition PCB software overhaul

New-look Xpedition flow launches with preview of layout features including better control over automation, 2D/3D views, and a UI even for 'casual' users.
Article  |  Topics: Blog Topics, Blog - PCB, - Product  |  Tags: , , , ,   |  Organizations:
March 5, 2014

Visual timing tool focuses on high-speed PCB signals

Cadence Design Systems has developed a visual timing analyzer for Allegro that tunes signals used by high-speed protocols such as DDR4, PCI Express, and SATA.
Article  |  Topics: Blog - PCB  |  Tags: , , ,   |  Organizations:
March 4, 2014

Synopsys targets 5X performance gain with integrated verification suite

New tool technologies, Verdi integration and greater flow concurrency also contribute to a claimed 3X increase in productivity for Verification Compiler.
February 26, 2014

Real Intent state machine debug focuses on core errors

Real Intent' Ascent IIV tool adds analysis functions to pinpoint fundamental errors in finite state machines and support for SystemVerilog 2009.
Article  |  Topics: Blog - EDA  |  Tags: , , ,   |  Organizations:
February 25, 2014

IoT calls for security rethink, says Green Hills CTO

The rise of the Internet of Things will drive a change in attitude to security, Green Hills CTO David Kleidermacher claimed in his Embedded World keynote.
Article  |  Topics: Blog - Embedded  |  Tags: , ,   |  Organizations:
February 24, 2014

Cadence uses SQL to boost verification manager capacity

Cadence Design Systems has launched Incisive vManager, a verification management tool that uses a database backend to manage coverage on large SoC projects.
Article  |  Topics: Blog - EDA  |  Tags: , ,   |  Organizations:
February 7, 2014

Synopsys claims latest Design Compiler shrinks existing netlist area, leakage up to 10%

Uses improved logic optimisations and a new approach to meeting timing.
Article  |  Topics: Blog - EDA  |  Tags: , , , ,   |  Organizations:
February 6, 2014

Cadence to buy Forte and build out HLS offering

EDA giant cites high-level synthesis' move into the mainstream as driven by IP integration challenges in striking deal for the HLS market leader.
January 14, 2014

Cadence updates Incisive with formal, CRV, wreal additions

Cadence's Incisive 13.2 verification environment includes new formal and constraints engines, X propagation checks, and further real-number model support.
Article  |  Topics: Blog - EDA  |  Tags: , , , , ,   |  Organizations:

PLATINUM SPONSORS

Synopsys Cadence Design Systems Siemens EDA
View All Sponsors