IC Compiler II


June 24, 2015

Mediatek extends big.LITTLE strategy with ‘tri-cluster’ smartphone CPU

Ten cores in three clusters help match smartphone power/performance to app load and usage at MediaTek, thanks to Synopsys design exploration tools
Article  |  Topics: Conferences, Blog - IP, - Verification  |  Tags: , , , , , ,
March 24, 2014

Synopsys begins IC Compiler II roll-out

New data model and optimisation strategy, plus revised analysis engines update Synopsys's IC Compiler place and route tool
Article  |  Topics: Blog - EDA  |  Tags: , , , , ,   |  Organizations:

PLATINUM SPONSORS

Synopsys Cadence Design Systems Mentor - A Siemens Business
View All Sponsors