Blog Topics

May 22, 2020

Parasitic extraction to guide capacitor usage in RF SoCs

A white paper details the parasitic extraction technology needed to help design high-performance RF SoCs.
Article  |  Tags: , ,   |  Organizations:
May 15, 2020

Coronavirus Resources: Mentor

Live and on-demand videos as well as You Tube 'tips and techniques' clips form part of a wide 'work at home' support package from Mentor.
Article  |  Tags: , , , ,   |  Organizations:
May 14, 2020

The price of reliability is constant vigilance

Papers presented at the recent IRPS conference showed the growing importance of lifetime monitoring to the problem of handling components as they age.
Article  |  Tags: , , , ,   |  Organizations: , ,
May 6, 2020

Ultrawide neural engine fills a hole

Centaur opted for a superwide SIMD engine in an accelerator for a multicore x86 aimed at edge server applications that could take full advantage of spare die area.
Article  |  Tags: , , , ,   |  Organizations:
May 1, 2020

Coronavirus: DAC 2020 goes virtual

Leading electronic system design conference confirms move online this July with Covid-19 restrictions and concerns expected to persist.
Article  |  Tags: , ,   |  Organizations: ,
April 30, 2020

Scaling drives targeted analysis of reliability issues

Keynotes at this year’s IRPS conference focused on the way in which scaling is forcing changes to the way that the reliability aspects of semiconductors are examined.
April 29, 2020

Arm extends free access to core designs for startups

Arm has put together a program based on its existing Flexible Access model that is intended to provide early-state startups with a broader list of cores they can prototype before needing to take out a full licence.
Article  |  Tags: , , , , ,   |  Organizations:
April 23, 2020

Balancing PPA as machine learning moves to the edge

High-level synthesis is playing another important role in the matching of AI algorithms to necessarily application-specific designs.
April 22, 2020

Analyzing common resistance to deliver design reliability

Automated resistance checks mitigate the increasing complexity involved when analyzing voltage drop, ESD and noise, particularly for analog-heavy designs.
April 16, 2020

IP partnership aims to crack down on physical hacks

UltraSoC and Agile Analog have teamed up to build an infrastructure that can help guard against physical attacks on SoCs.
Article  |  Tags: , , ,   |  Organizations: ,