ESD


April 30, 2020

Scaling drives targeted analysis of reliability issues

Keynotes at this year’s IRPS conference focused on the way in which scaling is forcing changes to the way that the reliability aspects of semiconductors are examined.
April 22, 2020

Analyzing common resistance to deliver design reliability

Automated resistance checks mitigate the increasing complexity involved when analyzing voltage drop, ESD and noise, particularly for analog-heavy designs.
July 3, 2019

How to automate pre-tape-out ESD protection verification

A new paper describes an alternative to increasingly inefficient manual ESD verification that reduces risks of respins and missed delivery deadlines.
Article  |  Topics: Design to Silicon, Blog - EDA, - Technical Articles, Verification  |  Tags: , ,   |  Organizations: ,
February 28, 2019

Graphcore licenses ESD protection from Sofics

Graphcore has licensed IP from Belgium-based Sofics to protect its Colossus GC2 processors from ESD.
Article  |  Topics: Blog - IP  |  Tags: , , ,

PLATINUM SPONSORS

Synopsys Cadence Design Systems Mentor - A Siemens Business
View All Sponsors