A Mentor-Microsoft-AMD pathfinder demonstrates the potential benefits of cloud-based physical verification.
This case study shows how rising CMP simulation quality can be leveraged to detect the position and type of planarity hotspots before manufacture and verify the planarity of a layout.
ESD has always been a major issue but with increasing densities and growing die sizes it is becoming a higher order concern. Automation and vizualization can help manage the task.
The RF and AMS specialist turned to design software that allowed it to run design checks during place and route.
Master the three prerequisites of format translation and chose the right one from the various translation strategies.
Learn how XML-based constraints can standardize rule development and use with coding examples for the Calibre PERC reliability platform.
SEMICON West showed a distinct thematic shift away from preserving Moore's Law to assessing the architectural implications of AI, as EDA was brought into the event.
Whether you use OASIS or GDSII, unwanted duplicate cells can make their way into the final SoC database. Learn how to remove them.
How Mentor develops and works with partners to prepare each version of its Calibre DFM platform to be ready for the introduction of each new process node.
CAA is a valuable tool available to both design engineers and foundries to help them avoid layout-dependent effects during manufacturing.
View All Sponsors