EDA Topics

June 11, 2018

How emulation’s SoC and SoS advantages begin with transaction-based co-modeling

An introduction to how virtual emulation has fueled the application of co-modeling for complex design verification.
May 31, 2018
layout file feature

Layout-database file control: the missing link

The authors descirbe a new signature-based approach to resolving the content of layouts in GDSII, OASIS and other formats.
Article  |  Tags: , , , , , ,   |  Organizations:
May 9, 2018

Extend formal property verification to protocol-driven datapaths

Learn how planning and upfront knowledge of the challenges ahead can open up what has seemed a challenging task.
Article  |  Tags: , ,   |  Organizations:
May 8, 2018
Ashish Darbari is CEO of formal verification consultancy Axiomise.

Doc Formal: Harness the power of invariant-based bug hunting

Ashish Darbari describes a formal technique that fuels a rapid, predictable and highly effective methodology.
May 4, 2018
Dr Lauro Rizzatti is a verification consultant and industry expert on hardware emulation. Gabriele Pulini is a product marketing manager in the Emulation Division of Mentor.

Cutting through the AI hype with OneSpin’s Raik Brinkmann

Lauro Rizzatti gets a reality check on AI for both design tools and designs themselves from the formal verification specialist.
Expert Insight  |  Tags: , , , ,   |  Organizations:
April 23, 2018
data validation featured image

The three critical data validation points in a design flow

Why design data integrity matters from cell design to tapeout. These techniques will help ensure your validation process is as comprehensive as possible.
Article  |  Tags: , , , , , , , ,   |  Organizations:
April 23, 2018

How eFPGAs will help build the brave new world of AI

Artificial intelligence and machine learning require the performance and flexibility offered by embedded FPGA (eFPGA) technology.
Expert Insight  |  Tags: , , , , ,   |  Organizations:
April 17, 2018
Guido Groeseneken is an Imec fellow, researching advanced devices and the reliability physics of sub-10nm CMOS technologies.

Reliability research helps to create new technologies

Insights from research into reliability at Imec led to self-learning chips, security technologies, and finFET biosensors.
Expert Insight  |  Tags: , , , , ,   |  Organizations:
April 9, 2018

ISO 26262 – The Second Edition: what’s in it… and what isn’t

A new version of the automotive safety standard arrives later this year. Review the main updates and see how it will combine with the incoming SOTIF autonomous driving standard.
Article  |  Tags: , , , , , , ,   |  Organizations: ,
March 29, 2018
Two wafers fabbed at Imec

3DIC technology provides performance boosts

3D integration technology has split into a number of different approaches, each of which brings a different combination of benefits in terms of performance.
Article  |  Tags: , ,   |  Organizations:

PLATINUM SPONSORS

Synopsys Cadence Design Systems Mentor - A Siemens Business
View All Sponsors