SiP promises advances in transmission speeds, bandwidth, accuracy and low power but verification requires careful evolution of existing tools.
How to carry out a sensible analysis of cloud EDA's potential, so you get the right tools and computational resources to deliver increasingly complex designs.
Learn how to bring together your NLDM and CCS models to reach timing closure faster with Solido Analytics.
Overcome problems created by mismatches between library exchange format (LEF) and GDS or OASIS representations to avoid design delays.
Using on-demand rule checks during place-and-route boosts efficiency and design quality.
Learn how power-intent, LDEs, ESD and voltage-aware spacing techniques can particularly benefit from the use of static verification checks.
The best paper at DVCon Europe 2020 analyzed different multiclock strategies for SoCs for their power and flexibility
The best paper winner at DVCon 2021 details a comprehensive methodology for making the best use of formal verification for bug hunting
Joe Sawicki of Siemens EDA recently addressed the main trends in design delivery from architecture to validation to digital twins - and where they may soon take the industry and its products.
SLS brings the power of product lifecycle management to the increasingly complex oversight challenges in electronic systems design.
View All Sponsors