Tech Design Forum Briefing


Briefing Authors

Paul Dempsey

Paul Dempsey Paul Dempsey has been a technology journalist for 20 years. His work has also appeared in EETimes, Red Herring and specialist journals published by the Financial Times.

Luke Collins

Luke Collins Luke Collins is a freelance technology journalist with 22 years’ experience. He is a former Editor-in-Chief of Electronics Times in the UK, and co-founded the IP9x series of conferences.

Chris Edwards

Chris Edwards Chris Edwards has spent two decades covering electronics and EDA. He is a former Editor-in-Chief of Electronic Engineering Times UK and electronics editor of the IET's Engineering & Technology.
February 22, 2018

Neural networks and vector processors deployed by Ceva for 5G handsets

Ceva has decided to include neural network, vector processing and customized instruction sets in an IP platform for 5G NR terminals.

Tags: , ,  |  Comments Off on Neural networks and vector processors deployed by Ceva for 5G handsets
February 21, 2018

Arm to push integrated SIM for secure IoT

Arm plans to use its cryptography cores and technology from its Simulity Labs acquisition to SIM-based security into IoT devices.

Tags: , , , ,  |  Comments Off on Arm to push integrated SIM for secure IoT
February 21, 2018

Bulk transistor design aims for near-threshold power cuts

Semiwise, a startup founded by University of Glasgow professor Asen Asenov and former CEO of Gold Standard Simulations (GSS), has developed a low-power CMOS transistor technology suitable for ultralow-power sensor nodes.

Tags: , , , , ,  |  Comments Off on Bulk transistor design aims for near-threshold power cuts
February 20, 2018

DVCon US 2018 preview: OneSpin Solutions

The formal verification specialist will leverage its recent, successful certification by TÜV SÜD for functional safety solutions.

Tags: , , , ,  |  Comments Off on DVCon US 2018 preview: OneSpin Solutions
February 16, 2018

SPIE Advanced Lithography 2018 preview: Mentor

Innovation and advances in EUV and OPC lead Mentor’s offerings at SPIE in San Jose later this month.

Tags: , , , , , , ,  |  Comments Off on SPIE Advanced Lithography 2018 preview: Mentor
February 15, 2018

FPGA powers custom RF tests on low-cost module

Slovenian startup Red Pitaya has added a front-end module and firmware to its FPGA-based StemLab board to create a customizable vector network analyzer (VNA) and RF tester.

Tags: , , , , , ,  |  Comments Off on FPGA powers custom RF tests on low-cost module
February 15, 2018

DVCon US 2018 preview: Oski Technology

The formal verification specialist will be discussing its own experiences and has partnered with users for presentations at DVCon US.

Tags: ,  |  Comments Off on DVCon US 2018 preview: Oski Technology
February 14, 2018

DVCon US 2018 preview: Breker Verification Systems

Breker’s work towards the portable stimulus roll-out will lead much of its offering later this month in San Jose.

Tags: , ,  |  Comments Off on DVCon US 2018 preview: Breker Verification Systems
February 13, 2018

Arm readying AI processor to catch up with ‘surprising’ demand

By the middle of this year Arm intends to deliver a processor designed specifically for deep-learning pipelines in edge devices, to capitalize on a move away from cloud computing for image and voice recognition.

Tags: , , , ,  |  Comments Off on Arm readying AI processor to catch up with ‘surprising’ demand
February 13, 2018

HyperLynx update automates SerDes validation

Simulation suite automates the largely manual process of validating more than 25 SerDes protocols.

Previous Blog Posts
Next Blog Posts