Tech Design Forum Briefing


Briefing Authors

Paul Dempsey

Paul Dempsey Paul Dempsey has been a technology journalist for 20 years. His work has also appeared in EETimes, Red Herring and specialist journals published by the Financial Times.

Luke Collins

Luke Collins Luke Collins is a freelance technology journalist with 22 years’ experience. He is a former Editor-in-Chief of Electronics Times in the UK, and co-founded the IP9x series of conferences.

Chris Edwards

Chris Edwards Chris Edwards has spent two decades covering electronics and EDA. He is a former Editor-in-Chief of Electronic Engineering Times UK and electronics editor of the IET's Engineering & Technology.
May 3, 2016

Cadence boosts MAC count for neural networks

Cadence Design Systems has increased the throughput of its vision-oriented DSP family to cater for deep-learning applications.

Tags: , , , ,  |  Comments Off on Cadence boosts MAC count for neural networks
April 20, 2016

Toward easier, faster test pattern simulation

Validating test patterns is a notoriously tricky and laborious process. Mentor Graphics has some new ideas on that front.

Tags: , , , , ,  |  Comments Off on Toward easier, faster test pattern simulation
April 13, 2016

User2User preview: Silicon Valley edition rolls out this month

Companies presenting at User2User Santa Clara on April 26 include AMD, Microsoft, nVidia, Oracle, Qualcomm, and Samsung.

Tags: , , , , , ,  |  Comments Off on User2User preview: Silicon Valley edition rolls out this month
April 8, 2016

SNUG 2016: Aart de Geus looks beyond the linear design flow

Do the synapses in the human brain offer a new model for the design flow in a Smart Everything world?

Tags: , , , ,  |  Comments Off on SNUG 2016: Aart de Geus looks beyond the linear design flow
April 7, 2016

SNUG 2016: Intel, TSMC, GloFo back post-finFET research at UC Berkeley

But project lead Chenming Hu, ‘finFET’s father’, has also highlighted important changes in the funding landscape for university research.

Tags: , , , , , , ,  |  Comments Off on SNUG 2016: Intel, TSMC, GloFo back post-finFET research at UC Berkeley
April 5, 2016

Cadence moves into safer design with Virtuoso changes

Cadence Design Systems has made additions to its Virtuoso mixed-signal design environment intended to improve design for manufacture and the ability of teams to create and test safety-critical systems.

Tags: , , ,  |  Comments Off on Cadence moves into safer design with Virtuoso changes
April 4, 2016

HyperLynx made broader and easier to use

HyperLynx from Mentor Graphics has moved into a new generation with more integrated features beyond PI and SI, and an easier to use GUI.

Tags: , , , , , , , , , ,  |  Comments Off on HyperLynx made broader and easier to use
March 31, 2016

Meet the Electronic System Design Alliance

The EDA Consortium is rebranding and extending its activities to better reflect all the tools and services that now comprise IC design.

Tags: ,  |  Comments Off on Meet the Electronic System Design Alliance
March 31, 2016

53rd DAC conference program announced

The 53rd Design Automation Conference has published its program for the upcoming event in Austin, Texas, which will include keynotes from AMD, nVidia, and NXP Semiconductors and tracks that connect electronics to biology.

Tags: , , , , ,  |  Comments Off on 53rd DAC conference program announced
March 30, 2016

Synopsys updates custom design tools for the finFET age

Synopsys is updating its custom design tools to make working with finFET based processes easier.

Tags: , ,  |  Comments Off on Synopsys updates custom design tools for the finFET age
Previous Blog Posts
Next Blog Posts